

1/12




Fig. 1





Fig. 2

300a

Fig. 3a



300b

Fig. 3b




Fig. 4

0.25um Embedded Flash Compiler	
404	Library Name sfc128kx8m64p4r2_100a ~ 432
406	Word Depth 131072 ~ 414 1024-131072 step by 128
408	Word Width 8 ~ 416
410	Column Mux Option 64 ~ (# of bit line per I/O)
412	Page Option 4 ~ (# of word line per page) Page Size=2048 bits
426	Power Ring/Ring Placement Type: ② Type 2  Description
428	Pin Routing Layer: MET1  Metal Layer Signal Lower MET1  VDD Upper MET1  VDD
424 ~  	

Fig. 5

4/12

500

Datasheet

Library Name	sfc128kx8m64p4p4r2_100a			432
Word Depth	131072			500a
Word Width	8			
Column Mux Option	64			
Page Option	4			
Page Size	2048 bits			
Chip Height	2839.64 μm			
Chip Width	736 μm			
Area	2089975.04 μm^2			
Aspect Ratio	0.259			
DC Electrical Characteristic($T_j=0^\circ\text{C}$ to 125°C , $V_{DD}=2.25\text{V}$ to 2.75V , $V_{SS}=0\text{V}$)				
Parameter	Symbol	Unit	Specification $T_j=0\text{~}125^\circ\text{C}$	
Read operation current	IDD1	mA	8	
Program operation current		mA	7	
Erase current		mA	5	
Mass erase current		mA	5	
Static read current	IDD2	mA	5	
Standby current	ISB	uA	10	
Timing Parameters ($T_j=0^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{DD}=2.25\text{V}$ to 2.75V , $V_{SS}=0\text{V}$, $CLOAD=1\text{pF}$) User mode				
Parameter	Symbol	Unit	Timing Numbers	
			Min	Max
X address access time	Txa	ns	-	50
Y address access time	Tya	ns	-	50
OE access time	Toa	ns	-	5
PROG/ERASE to NVSTR set up time	Tnvs	us	5	-
NVSTR hold time	Tnvh	us	5	-
NVSTR hold time (mass erase)	Tnvh1	us	100	-
NVSTR to program set up time	Tpgs	us	10	-
program hold time	Tphg	ns	20	-
program time	Tprog	us	20	40
address/data set up time	Tads	ns	20	-
address/data hold time	Tadh	ns	20	-
recovery time	Trcv	us	1	-
Erase time	Terase	ms	20	-
Mass erase time	Tme	ms	200	-

504 Add a new IP 506 Save as file Clean All DataSheet 508

5/12

0.25 μ m Embedded Flash Compiler

Library Name	sfc128kx8m64p4r2_100a																		
Number of Words	131072 (128k)																		
Word Width	8																		
Column Mux Option	64																		
Page Option	4																		
Power Ring	Ring Placement Type 2																		
Pin Routing Layer MET1	Metal Layer Signal																		
	Lower MET2	VDD																	
	Upper MET3	VSS																	
P V T Table																			
<table border="1"><thead><tr><th>P</th><th>V</th><th>T</th><th>Name</th></tr></thead><tbody><tr><td>T</td><td>2.50</td><td>25</td><td>Typical</td></tr><tr><td>F</td><td>2.75</td><td>0</td><td>Fast</td></tr><tr><td>S</td><td>2.25</td><td>125</td><td>Slow</td></tr></tbody></table>				P	V	T	Name	T	2.50	25	Typical	F	2.75	0	Fast	S	2.25	125	Slow
P	V	T	Name																
T	2.50	25	Typical																
F	2.75	0	Fast																
S	2.25	125	Slow																
602	Confirm																		

Fig. 6

Customer Information

• Company Name	
• Region	
Tel Number	
• E-mail	
Design Application	
Please input your login account/password	
FTP account	FTP account <input type="text"/>
	FTP Password <input type="password"/> *****
702	<input type="button" value="Submit"/> <input type="button" value="Reset"/>

• the entry is mandatory

700

Fig. 7

6/12




Fig. 8

Fig. 9

VIEWS	FILE EXTENSION	COMMENTS
CALIBRE NETLIST	.cali_cdl	NETLIST FOR CALIBRE LVS
HERCULES NETLIST	.herc_cdl	NETLIST FOR HERCULES LVS
LAYOUT	.gds	GDS FILE FOR FLASH INSTANCE
VERILOG	.v & .v_pg	VERILOG BEHAVIOR MODELS. .v DOESN'T HAVE THE LOCAL FLASH VDD AND VSS. .v_pg HAS THE LOCAL VDD AND VSS.
SYNOPSYS	.lib & .lib_pg	TIMING MODEL FOR SYNOPSYS. .lib DOESN'T HAVE THE LOCAL VDD AND VSS. .lib_pg HAS THE LOCAL VDD AND VSS.
APOLLO FRAME	.fram	APOLLO LAYOUT ABSTRACTION FOR ROUTABILITY. IT HAS SIZE, PIN LOCATION, BLOCKAGE INFORMATION. IT IS IN BINARY FORMAT.
APOLLO CELL	.cel	MILKYWAY FORMAT LAYOUT. IT HAS EVERYTHING EXCEPT IN DIFFERENT FILE FORMAT AS A gds FILE.
APOLLO TIMING	.tim	TIMING INFORMATION FOR APOLLO.
PHANTOM	.phantom_gds	TOP LEVEL LAYOUT INFORMATION. A PSUB TAB IS ADDED TO PASS THE LVS CHECK FROM THE APOLLO.
PHANTOM NETLIST	.phantom_cdl	TOP LEVEL NETLIST INFORMATION.
LIBRARY LEF (PHANTOM)	.lef	CADENCE LAYOUT ABSTRACTION FOR ROUTABILITY.
ANTENNA CLF	.antenna_clf	INPUT AND OUTPUT PINS GATE AREAS, SOURCE AND DRAIN AREA IN AVANT'S FORMAT.
ANTENNA LEF	.antenna_lef	INPUT AND OUTPUT PINS GATE AREAS, SOURCE AND DRAIN AREA IN CADENCE'S FORMAT.
DATA SHEET	.ds and .pdf	DOCUMENTATION FOR THE FLASH INSTANCE. .ds IS IN ASCII FORMAT WHILE .pdf IS IN pdf FORMAT. (.pdf FORMAT DATASHEET ISN'T AVAILABLE AT THIS MOMENT, IT WILL BE AVAILABLE WITH FUTURE RELEASE).

Fig. 10

7/12

0.25um Embedded Flash Compiler


Library Name	sfc1kx16m32p8r2_100a - 1004																		
Word Depth	1024 512-65536 step by 64	Compiled instance footprint																	
Word Width	16	Without power ring With 20um power ring																	
Column Mux Option	32 (# of bit line per I/O)	Height 498.76 um Width 698 um Area 348134.48 um ²																	
Page Option	8 (# of word line per page) Page Size=4096 bits	aspect ratio 1.399 1.365																	
Power Ring/ Ring Placement Type: ② Type 2 <input type="checkbox"/> Description		422 - Timing Specification																	
RING_TYPE 2 Top Level boundary TOP 																			
Pin Routing Layer:	MET1	MET1/VSS MET2/VDD MET1/VSS MET2/VDD MET1/VSS																	
Lower	MET1	VDD																	
Upper	MET2	VSS																	
P V T Table	<table border="1"> <thead> <tr> <th>P</th> <th>V</th> <th>T</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>T</td> <td>2.50</td> <td>25</td> <td>Typical</td> </tr> <tr> <td>F</td> <td>2.75</td> <td>0</td> <td>Fast</td> </tr> <tr> <td>S</td> <td>2.25</td> <td>125</td> <td>Slow</td> </tr> </tbody> </table>			P	V	T	Name	T	2.50	25	Typical	F	2.75	0	Fast	S	2.25	125	Slow
P	V	T	Name																
T	2.50	25	Typical																
F	2.75	0	Fast																
S	2.25	125	Slow																
<input type="button" value="Next"/> <input type="button" value="Reset"/>																			

Fig. 11

8/12

1004

1100

Combination Datasheet

Library Name	432	sfc128kx8m64p4r2	sfc1kx16m32p8r2			
Word Depth	131072		1024			
Word Width	8		16			
Column Mux Option	64		32			
Page Option	4		8			
Page Size	2048 bits		4096 bits			
Chip Height	2839.64 um		498.76 um			
Chip Width	736 um		698 um			
Area	2089975.04 um ²		348134.48 um ²			
Aspect Ratio	0.259		1.399			
DC Electrical Characteristic($T_j=0^{\circ}\text{C}$ to 125°C , $V_{DD}=2.25\text{V}$ to 2.75V , $V_{SS}=0\text{V}$)						
Parameter	Symbol	Unit	Specification $T_j=0\text{~}125^{\circ}\text{C}$	Specification $T_j=0\text{~}125^{\circ}\text{C}$		
Read operation current	IDD1	mA	8	12		
Program operation current		mA	7	7		
Erase current		mA	5	5		
Mass erase current		mA	5	5		
Static read current	IDD2	mA	5	7		
Standby current	ISB	uA	10	10		
Timing Parameters ($T_j=0^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD}=2.25\text{V}$ to 2.75V , $V_{SS}=0\text{V}$, CLOAD=1pF) User mode						
Parameter	Symbol	Unit	Timing Numbers		Timing Numbers	
			Min	Max	Min	Max
X address access time	Txa	ns	-	50	-	20
Y address access line	Tya	ns	-	50	-	20
OE access time	Toa	ns	-	5	-	5
PROG/ERASE to NVSTR set up time	Tnvs	us	5	-	5	-
NVSTR hold time	Tnvh	us	5	-	5	-
NVSTR hold time (mass erase)	Tnvh1	us	100	-	100	-
NVSTR to program set up time	Tpgs	us	10	-	10	-
program hold time	Tphg	ns	20	-	20	-
program time	Tprog	us	20	40	20	40
address/data set up time	Tads	ns	20	-	20	-
address/data hold time	Tadh	ns	20	-	20	-
recovery time	Trcv	us	1	-	1	-
Erase time	Terase	ms	20	-	20	-
Mass erase time	Tme	ms	200	-	200	-

Add a new IP
Save as Excel file
Clean All DataSheet

9/12




Fig. 12

10/12

1300

Fig. 13A

Datasheet

Library Name	1214~tsdfa2kx128m4r2_100a			
Word Depth	2048			
Word Width	128			
Column Mux Option	4			
Power Ring Width	10.1 μ m			
Chip Height	1242.16 μ m			
Chip Width	1497.22 μ m			
Area	1859786.795 μ m ²			
Aspect Ratio	1.205			
Frequency	100 MHz			
DC Electrical Characteristic($T_J=0^{\circ}\text{C}$ to 125°C , $V_{DD}=1.35\text{V}$ to 1.65V , $V_{SS}=0\text{V}$)				
Parameter	Symbol	Fast process 1.65V, 0C	Typical process 1.5V, 25C	Slow process 1.35V, 125C
A-port cycle time (ns)	t _{cycA}	3.465	4.97	8.421
B-port cycle time (ns)	t _{cycB}	3.465	4.97	8.421
A-port access time (ns)	t _{aa}	3.394	4.861	8.185
B-port access time (ns)	t _{ab}	3.394	4.861	8.185
A-port address setup (ns)	t _{asa}	0.261	0.26	0.486
B-port address setup (ns)	t _{asb}	0.261	0.26	0.486
A-port address hold (ns)	t _{aha}	0	0	0.1
B-port address hold (ns)	t _{ahb}	0	0	0.1
A-port chip enable setup (ns)	t _{cse}	0.225	0.287	0.416
B-port chip enable setup (ns)	t _{csb}	0.225	0.287	0.416

TO Fig. 13B

11/12

FROM Fig. 13A

A-port chip enable hold (ns)	tcha	0	0	0
B-port chip enable hold (ns)	tchb	0	0	0
A-port write enable setup (ns)	twsa	0.153	0.196	0.273
B-port write enable setup (ns)	twsb	0.153	0.196	0.273
A-port write enable hold (ns)	twha	0	0	0
B-port write enable hold (ns)	twhb	0	0	0
A-port output enable (ns)	toea	0.498	0.654	1.091
B-port output enable (ns)	toeb	0.498	0.654	1.091
A-port output hi-z (ns)	toza	0.585	0.546	1.042
B-port output hi-z (ns)	tozb	0.585	0.546	1.042
A-port data setup (ns)	tdsa	0.213	0.262	0.261
B-port data setup (ns)	tdsb	0.213	0.262	0.261
A-port data hold (ns)	tdha	0	0	0
B-port data hold (ns)	tdhb	0	0	0
A-port clock high (ns)	tckha	0.3	0.393	0.447
B-port clock high (ns)	tckhb	0.3	0.393	0.447
A-port clock low (ns)	tckla	0.382	0.42	0.489
B-port clock low (ns)	tcklb	0.382	0.42	0.489
A & B port clock collision (ns)	tcc	0.791	1.069	1.642
Output load factor	Kload	0.166	0.215	0.236
AC current mA/port-MHz		0.321	0.282	0.246
Read AC current mA/port-MHz		0.303	0.263	0.221
Write AC current mA/port-MHz		0.34	0.302	0.272
Standby current uA		10.133	11.898	37.812

Add a new IP

Save as Excel file

Clean All DataSheet

Fig. 13B

12/12

VIEWS	FILE EXTENSION	COMMENTS
LVS NETLIST	.spi	NETLIST FOR LVS
LAYOUT	.gds	GDS FILE FOR FLASH INSTANCE
VERILOG	.v	.V: VERILOG BEHAVIOR MODELS DOESN'T HAVE THE LOCAL VDD AND VSS.
SYNOPSYS	.lib & .lib_pg	.lib: TIMING MODEL FOR SYNOPSYS DOESN'T HAVE THE LOCAL VDD AND VSS. .lib_pg: HAS THE LOCAL VDD AND VSS.
APOLLO FRAME	.fram	APOLLO ABSTRACT VIEW FOR ROUTABILITY. IT CONTAINS SIZE, PIN LOCATIONS, AND BLOCKAGE INFORMATION IN BINARY FORMAT.
APOLLO CELL	.cel	LAYOUT INFORMATION IN MILKYWAY FORMAT. IT CONTAINS THE SAME INFORMATION AS A gds FILE, BUT IN DIFFERENT FORMAT.
APOLLO TIMING	.tim	TIMING INFORMATION FOR APOLLO
1LIBRARY LEF (PHANTOM)	.lef	CADENCE ABSTRACT VIEW FOR ROUTABILITY
ANTENNA CLF	.antenna_clf	INPUT AND OUTPUT PINS GATE AREAS, SOURCE AND DRAIN AREA IN AVANT'S FORMAT.
ANTENNA LEF	.antenna_lef	INPUT AND OUTPUT PINS GATE AREAS, SOURCE AND DRAIN AREA IN CADENCE'S FORMAT.
DATA SHEET	.ds and .pdf	DATASHEET IN ASCII FORMAT.

Fig. 14